

We claim:

pub
ait
1. A method for manufacturing a plurality of thinned integrated circuits from a semiconductor wafer having a thickness, a front surface and a backside surface, comprising:

defining a plurality of grooves into said front surface of said semiconductor wafer to define said plurality of dies, said grooves penetrating into said surface at a predetermined distance less than said thickness of said semiconductor wafer so that said plurality of dies remain integral with said wafer;

mounting said wafer to a flat rigid substrate to support said wafer, said wafer being mounted to said substrate with said front surface turned toward said substrate;

mechanically removing a predetermined portion of said backside of said wafer until said thickness of said wafer is reduced to expose said plurality of grooves to said backside in preparation to separating said plurality of said dies, said dies remaining of mounted to said substrate; and

releasing said plurality of dies from said substrate.

2. The method of claim 1 further comprising disposing a planarizing layer of low stress material on said front surface of said wafer into which said plurality of grooves have been defined prior to mounting said front surface of said wafer to said flat substrate.

1 3. The method of claim 1 further comprising disposing a layer of low
2 stress material on said front surface of said wafer before defining said plurality of
3 grooves into said front surface of said wafer.

1 4. The method of claim 1 where mounting said flat substrate to said
2 front surface of said wafer comprises affixing an optically flat substrate to said
3 front surface of said wafer.

1 5. The method of claim 4 where affixing said optically flat substrate
2 comprises affixing said front surface of said wafer to a surface of said substrate
3 which has vertical variations of approximately one micron or less across said
4 surface.

1 6. The method of claim 1 further comprising disposing a polyimide
2 layer on said front surface before said grooves are defined therein and prior to
3 mounting to said flat substrate, so that said polyimide layer absorbs stress
4 induced into said wafer when mechanically removing a portion of said wafer.

1 7. The method of claim 1 wherein defining said plurality of said
2 grooves in said wafer comprises defining grooves approximately 50 microns
3 deep into said front surface of said wafer.

1 8. The method of claim 7 wherein mechanically removing a portion of
2 said wafer removes said backside portion of said wafer until said wafer has a
3 thickness of 50 microns or less.

1 9. The method of claim 8 wherein mechanically removing a portion of
2 said wafer removes said backside portion of said wafer until said wafer has a
3 thickness of approximately 25 microns or less.

1 10. The method of claim 1 wherein mounting said wafer to said flat
2 substrate comprises affixing said wafer by means of a low viscosity low stress
3 adhesive.

1 11. The method of claim 10 further comprising disposing a polyimide
2 layer on said front surface before said grooves are defined therein and prior to
3 affixing to said flat substrate, so that said polyimide layer absorbs stress induced
4 into said wafer when said grooves are mechanically formed in said wafer.

1 12. The method of claim 11 where releasing said plurality of dies
2 comprises disposing said thinned backside surface of said wafer onto a pin block
3 and dissolving said adhesive layer, thereby leaving said plurality of separated
4 dies on said pin block.

1 13. The method of claim 1 further comprising mounting said dies onto a
2 flexible film.

1 14. The method of claim 13 further comprising sealing said die
2 mounted on said flexible film.

1 15. The method of claim 13 where mounting said die on said flexible
2 film further comprises electrically coupling said integrated circuit in said die to
3 metalizations provided on said film.

1 16. The method of claim 15 where electrically coupling said integrated
2 circuit on said die to metalizations on said film comprises disposing said die with
3 said front surface in contact with said metalizations on said film and coupled
4 thereto by means of conductive epoxy.

1 17. The method of claim 1 where mounting said wafer to said substrate
2 comprises affixing said front surface of said wafer to substrate on a surface of
3 said substrate provided with a plurality of grooves defined in said substrate to
4 facilitate the flow of material across said surface of said substrate between said
5 surface of said substrate and said front surface of said wafer.

1 18. The method of claim 17 wherein affixing said front surface to said
2 flat substrate comprises affixing said front surface using low viscosity, low stress
3 materials disposed between said front surface and said flat substrate.

1 19. The method of claim 18 further comprising pressing said wafer and
2 substrate together with said low viscosity and low stress material therebetween

3 and curing said material while maintaining said pressure between said wafer and
4 substrate.

1 20. The method of claim 1 where mechanically removing said wafer
2 comprises grinding said backside portion of said wafer with at least one cycle of
3 a predetermined grinding advance rate followed by a nonadvancing dwell.

1 21. The method of claim 20 where grinding with a least one advance
2 rate and dwell comprises at least one reduction in said advance rate.

1 22. The method of claim 21 further comprising polishing said thinned
2 backside surface of said wafer by a dry chemical etch having an etch rate of less
3 than one micron per minute or a mechanical polish having an advance rate of
4 less than one micron per minute.

1 23. The method of claim 1 where defining said plurality of grooves in
2 said front surface of said wafer comprises defining linear grooves into said front
3 surface of said wafer in an intersecting grid pattern to define each of said dies,
4 thereby isolating each die by a surrounding moat of stress relieving grooves.

1 24. The method of claim 1 further comprising stacking a plurality of
2 separated dies prepared by said method, and electrically interconnecting said
3 dies.

1 25. An assembly used for manufacturing a plurality of thinned
2 integrated circuits from a semiconductor wafer having a thickness, a front
3 surface and a backside surface, comprising:

4 a plurality of grooves defined into said front surface of said semiconductor
5 wafer to define said plurality of dies, said grooves penetrating into said front
6 surface a predetermined distance which is less than said thickness of said
7 semiconductor wafer so that said plurality of dies remain integral with said wafer;
8 and

9 a flat rigid substrate mounted to said wafer to support said wafer, said
10 wafer being mounted to said substrate with said front surface turned toward said
11 substrate and to expose said backside of said wafer for partial mechanical
12 removal of said backside by an amount sufficient to expose said plurality of
13 grooves to said backside in preparation to separating said plurality of said dies,
14 said dies remaining of mounted to said substrate.

1 26. The assembly of claim 25 further comprising a low viscosity, low
2 stress layer disposed between said front surface of said wafer and said substrate
3 to affix said front surface of said wafer to said substrate.

1 27. The assembly of claim 26 wherein said low viscosity, low stress
2 layer includes a polyimide layer disposed on said front surface.

add
a2